

UNIT-III

ALGORITHMIC STATE MACHINES.

* Introduction to ASM^o

— As Algorithm is a step by step procedure of program or problem

whereas flowchart is graphical representation of algorithm.

Hence,

An ASM (~~chart~~ Algorithmic state machine) chart is similar to the conventional flowchart but we interpret in different manner.

Def: "ASM chart is basically a flowchart which represent hardware algorithm."


It is useful to design the h/w sequential ckt as per specification.

* ASM chart Notation^o


An ASM chart is composed of 3 basic elements.

1) The state box 2) The decision box 3) The condition box

1) The state box^o




(a) General description



(b) Example of state Box.

- State box is used for indicating the state of the controller in the control sequence. as shown in fig.
- The state box is rectangular in shape.
- IP to state box is indicated by 'entry'
- OP to state box is indicated by 'exit'.

2) Decision Box :-




(a) General Description

(b) Example.

- Decision box is indicated by diamond shape.
- It has two or more exit paths.
- Decision box is used to make Condition as per state.

3) Condition Box :-



(a) The Condition Box.

- The Condition Box is indicated by oval shape rectangle (Rounded corner box)
- It is different from state box.
- The ILP path to the condition box is always comes from one of the exit path of decision box.

* Draw an ASM chart and state table of a 2-bit up-down Counter having a mode control.


→ Let mode control i/p be denoted by M.

M=1 up counting M=0 Down Counting.


2) 2-bit require $2^2 = 4$ input state.

i.e. S_0, S_1, S_2 & $S_3 \rightarrow 00 \rightarrow 01 \rightarrow 10 \rightarrow 11$

3) state table :



4) ASM chart :



2-Bit ASM chart UP-DOWN Counter.

* Draw the ASM chart for a 2-bit binary Counter.

having One enable line E. Such that:

$E=1$ (Counting enabled)

$E=0$ (Counting disabled)

→ 1) E is control bit


If $E=1$ Counting Enabled

$E=0$ Counting Disabled


2) 2-bit binary counter needs $2^2 = 4$ input state.

$q_0, q_1, q_2, q_3 \rightarrow 00 \rightarrow 01 \rightarrow 10 \rightarrow 11$

3) state table



4) ASM chart ÷



ASM Chart

* Draw the ASM chart and state diagram for the synchronous circuit having the foll. description:

The circuit has control input C , clock & O/P x, y, z .

1. If $C=1$, on every rising edge of clock code on O/P x, y & z changes from $000 \rightarrow 010 \rightarrow 100 \rightarrow 110 \rightarrow 000$ and repeats.

2. If $C=0$, then circuit holds the present state.


→ 1. There are 4 states so need 4 variable/state.

$q_0 = 00, q_1 = 01, q_2 = 10$ & $q_3 = 11$


2. C is control bit so if $C=1$ then up counting

$C=0$ then, remain in present state.

3. state diagram:



4. ASM chart:



* Multiplexer Input Condition:

00	→	0
01	→	1
10	→	0
11	→	1

	Present state		Next state		Z/P Condition	Multiplexer Input	
	S ₁	S ₀	S ₁	S ₀		MUX-1	MUX-2
q ₀	0	0	0	1	No cond ⁿ	D ₀ = 0	D ₀ = 1
q ₁	0	1	1	0	No cond ⁿ	D ₁ = 1	D ₁ = 0
q ₂	1	0	1	1	No cond ⁿ	D ₂ = 1	D ₂ = 1
q ₃	1	1	0	0	No cond ⁿ	D ₃ = 0	D ₃ = 0

* Draw the ASM chart for the foll. state machine? A two bit UP counter with o/p S₁S₀ and enable signal 'X' is to be designed. If 'X' = 0, counter changes the state as:

$$00 \rightarrow 01 \rightarrow 10 \rightarrow 11 \rightarrow 00$$

If X = 1, Counter should remain in present state.


Design your circuit using JK-FF and Suitable MUX.

→ 1. 2-bit S₀ 2² = 4 states are required.


PART-I q₀, q₁, q₂ & q₃

- 2. X is control bit If X = 0 up counting.
X = 1 remain in present state.

3. State diagram:



4. ASM Chart




PART-II MUX Controller Method.

* Write table for MUX.


Present state.		Next state.		Input	MUX Input.	
S ₁	S ₀	S ₁	S ₀	X	MUX-1	MUX-2
0	0	0	1	0	D ₀ = 0	D ₀ = 1
0	0	0	0	1	D ₀ = 0	D ₀ = 0
0	1	1	0	0	D ₁ = 1	D ₁ = 0
0	1	0	1	1	D ₁ = 0	D ₁ = 1
1	0	1	1	0	D ₂ = 1	D ₂ = 1
1	0	1	0	1	D ₂ = 1	D ₂ = 0
1	1	0	0	0	D ₃ = 0	D ₃ = 0
1	1	1	1	1	D ₃ = 1	D ₃ = 1

* Draw the Logic diagram :-



Realization Using JK-FF And Multiplexer.

* MUX Controller Method: (Design with Multiplexer)



3-Level Scheme for Multiplexer Design.

- In this, we are going to replace combinational ckt by Multiplexer.
- It has 3-level of component i.e. MUX, register and decoder.
- There are 2-Mux are used & o/p of mux is connected to the i/p of flip-flop in 2nd level.
- The 2nd level (Register) is used to hold present binary state.
- The multiplexer decide the next state of the register because o/p of mux is connected to flip-flop.
- The third level (decoder), which provides separate output for each control state.
- Sometimes the decoder is replaced by Combinational ckt.
- The o/p of register level is i/p to the decoder.
- This is the basic concept to ~~for~~ understand MUX controller.