

UNIT-III

ALGORITHMIC STATE MACHINES.

* Introduction to ASM :-

- As Algorithm is a step by step procedure of program or problem

whereas Flowchart is graphical representation of algorithm.

Hence,

An ASM (~~Algorithmic~~ Algorithmic state machine) chart is similar to the conventional flowchart but we interpret in different manner.


Ques:- "ASM chart is basically a flowchart which represents hardware algorithm."

It is useful to design the h/w sequential ext as per specification.

* ASM chart Notation :-

An ASM chart is composed of 3 basic elements.

- i) The state box 2) The decision box 3) The condition box
- i) The state box :-




(a) General description

(b) example of state Box.

- State box is used for indicating the state of the controller in the control sequence as shown in fig.
- The state box is rectangular in shape.
- IIP to state box is indicated by 'entry'
- OIP to state box is indicated by 'exit'.

2) Decision Box :-




(a) General Description

(b) Example.

- Decision box is indicated by diamond shape.
- It has two or more exit paths.
- Decision box is used to make condition as per state.

3) Condition Box :-



(a) The Condition Box.

- The Condition Box is indicated by oval shape rectangle (Rounded corner box)
- It is different from state box.
- The i/p path to the condition box is always comes from one of the exit path of decision box.

* Draw an ASM chart and state table of a 2-bit up-down Counter having a mode control.

→ Let mode control i/p be denoted by M.


M = 1 Up Counting

M = 0 Down Counting


2) 2-bit require $2^2 = 4$ input states.

i.e. $S_0, S_1, S_2 \& S_3 \rightarrow 00 \rightarrow 01 \rightarrow 10 \rightarrow 11$

3) State table $\Rightarrow Y=1$



4) ASM chart \Rightarrow



2-Bit ASM chart UP-DOWN Counter.

* Draw the ASM chart for a 2-bit binary counter.
having one enable line E. Such that
 $E=1$ (Counting enabled)
 $E=0$ (Counting disabled)


→ 1) E is control bit

If $E=1$ Counting Enabled
 $E=0$ Counting Disabled


2) 2-bit binary counter needs $2^2 = 4$ input state.

$q_0, q_1, q_2 \text{ & } q_3 \rightarrow 00 \rightarrow 01 \rightarrow 10 \rightarrow 11$

3) State table



4) ASM chart :



* Draw the ASM chart and state diagram for the synchronous circuit having the foll. description:


The circuit has control input 'C', clock & o/p x, y, z .

- If $C=1$, on every rising edge of clock code on o/p x, y, z changes from $000 \rightarrow 010 \rightarrow 100 \rightarrow 110 \rightarrow 000$ and repeat.
 - If $C=0$, then circuit holds the present state.
- 1. There are 4-state so need 4 variable/state.
 $q_0 = 00, q_1 = 01, q_2 = 10 \text{ & } q_3 = 11$


2. C is control bit so If $C=1$ then up counting

$C=0$ then, remain in present state.

3. State diagram:



4. ASM chart:



* Multiplexer Input Condition:

00	0
01	1
10	0
11	1

Present state	Next state		Z/P Condition	Multiplexer Input	
	S ₁	S ₂		S ₁	S ₂
q ₀	0	0	No cond?	D ₀ = 0	D ₀ = 1
q ₁	0	1	No cond?	D ₁ = 1	D ₁ = 0
q ₂	1	0	No Cond?	D ₂ = 1	D ₂ = 1
q ₃	1	1	No Cond?	D ₃ = 0	D ₃ = 0

* Draw the ASM chart for the foll. state machine: A two bit UP counter with off Q₁Q₀ and enable signal 'X' is to be designed
If 'X' = 0, counter changes the state as
 $00 \rightarrow 01 \rightarrow 10 \rightarrow 11 \rightarrow 00$

If X = 1, Counter Should remain in present state.


Design your circuit using JK-FF and Suitable MUX.
→ 1. 2-bit SO $2^2 = 4$ states are required.

PART-I q₀, q₁, q₂ & q₃


2. X is control bit If X=0 up counting.

X=01 remain in present state.

3. State diagram:



4. ASM Chart:




PART-II MUX Controller Method

* Write table for MUX.


Present State		Next State		Input	MUX Input	
S ₁	S ₀	S ₁	S ₀	X	MUX-1	MUX-2
0	0	0	1	0	D ₀ = 0	D ₀ = 1
0	0	0	0	1	D ₀ = 0	D ₀ = 0
0	1	1	0	0	D ₁ = 1	D ₁ = 0
0	1	0	1	1	D ₁ = 0	D ₁ = 1
1	0	1	1	0	D ₂ = 1	D ₂ = 1
1	0	1	0	1	D ₂ = 1	D ₂ = 0
1	1	0	0	0	D ₃ = 0	D ₃ = 0
1	1	1	1	1	D ₃ = 1	D ₃ = 1

* Draw the Logic diagram :-



Realization Using JK-FF And Multiplexers.

* MUX Controller Method ÷ (Design with Multiplexer)



3-Level Scheme for Multiplexer Design.

- In this, we are going to replace combinational ckt by Multiplexer.
- It has 3-level of component i.e. Mux, register and decoder.
- There are 2-Mux are used & o/p of mux is connected to the i/p of flip-flop in 2nd level.
- The 2nd level (register) is used to hold present binary state.
- The multiplexer decide the next state of the register because o/p of mux is connected to flip-flop.
- The third level (decoder), which provides separate output for each control state.
- Sometimes the decoder is replaced by Combinational ckt.
- The o/p of register level is i/p to the decoder.
- This is the basic concept to understand MUX controller.