

Name:- Tanmay Rajesh Muchkar

New PRN:- 17

SE COMP I

Old

PRN:- 18

## Assignment - I (Microprocessor)

Q1.

Explain addressing modes of 80386 with examples

Ans. :-

Addressing modes indicate a way of locating data or operands.

- The 80386 Microprocessor provides 11 addressing modes:-

1) Register addressing mode:-

- The data is stored in a register and it is referred using a particular register.
- All registers accept IP used in this addressing mode.

e.g: ADD EAX, EBX

2) Immediate addressing mode:-

- In this addressing mode, immediate data is part of instruction.
- The 8/16/32 bit data required to execute an instruction is given directly along with the instruction is called "Immediate addressing mode".

e.g:  $\text{MOV EAX, } 12345678 \text{ H}$

3) Direct addressing mode:-

- The 8/16/32 bit data required to execute an instruction is present in memory location and effective address of this memory location is given directly along with the instruction then it is called "Direct addressing mode".

e.g:  $\text{MOV AX, } [C5000H]$

4) Register indirect addressing mode:-

- A base register will contain the address of operand.

Eg:  $\text{MOV [ECX]}, EDX$ .

5) Based addressing mode:-

- A BASE register's contents is added to a DISPLACEMENT to form the operands offset.

- Eg: `mov ECX, [EAX+24]`
- 6) Index addressing mode:-
- An INDEX register's contents is added to a DISPLACEMENT to form the operands offset.
  - Eg: `ADD EAX, TABLE [ESI]`
- 7) Scaled index addressing mode
- An INDEX register's contents is multiplied by a scaling factor which is added to a DISPLACEMENT to form the operands offset.
  - Eg: `mov EBX, LIST [ESI * 4]`
- 8) Based Index addressing mode
- The contents of a BASE register are added to the contents of an INDEX register to form the effective address of an operand.
  - Eg: `mov EAX, [ESI][EBX]`
- 9) Based Scaled Index addressing mode.
- The contents of an INDEX register is multiplied by a SCALING factor and the result is added to the contents of a BASE register to obtain the operands offset.
  - Eg: `mov ECX, [EDX*8][EAX]`
- 10) Based Index addressing mode with Displacement
- The contents of an INDEX register and a BASE register's contents and a DISPLACEMENT are all summed together to form the operand effect.
  - Eg: `ADD EDX, [ESI][EBP + 0FFFFF0H]`
- ii) Based Scaled Index addressing mode with Displacement
- The contents of an INDEX register are multiplied by a SCALING factor, the result is added to the contents of a BASE register and a DISPLACEMENT to form the operands offset.
  - Eg: `mov EAX, [EDI*4][EBP + 80]`

Q2-

Draw and explain architecture of 80386 DX.

Ans. The internal architecture of 80386DX is divided into 3 sections:

i) Central Processing Unit (CPU)

ii) Execution unit

The execution unit reads the instruction from the instruction queue and executes the instructions.

It consists of three subunits:

→ Control unit:

It contains microcode and special hardware.

The microcode and special hardware allows 80386DX to reduce time required for execution of multiply and divide instructions.

→ Data unit:

The data unit contains the ALU, eight 32-bit general purpose registers and a 64-bit barrel shifter.

The barrel shifter is used for multiple bit shifts in one clock.

→ Protection test unit:

The protection test unit checks for segmentation violations under the control of the microcode.

ii) Instruction Decode Unit:

The instruction decode unit takes instruction bytes from the code prefetch queue and translates them into microcode.

2) ~~Memory management unit (MMU)~~:  
Segmentation unit:

The segmentation unit translates logical addresses into linear addresses at the request of the execution unit.

The segmentation unit compiles the effective

address for the length limit specified in the segment descriptor.

ii) ~~Segment~~ Paging unit:

- When the 80386 DX paging mechanism is enabled, the paging unit translates linear addresses generated by the segmentation unit or the code prefetch unit into physical addresses.
- If paging unit is not enabled, the physical address is the same as the linear address, and no translation ~~unit~~ is necessary.

3) ~~Memory~~ Bus control unit:

- The Bus Control unit is the 80386 DX's communication with the outside world.
- It provides a full 32-bit bi-directional data bus and 32-bit address bus.
- The ~~Memory~~ Bus control unit is responsible for the following operations:
  - It accepts internal requests for code fetch and for data transfers from the code fetch unit and from execution unit.
  - It sends address, data and control signals to communicate with memory and I/O devices.
  - It controls the interface to external bus masters and coprocessors.

